 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PRELIMINARY CY2545 CY2547 Quad PLL Programmable Spread Spectrum Clock Generator with Serial I2C Interface Features Benefits Four fully integrated phase locked loops (PLLs) Input frequency range External crystal: 8 to 48 MHz External reference: 8 to 166 MHz clock Wide operating output frequency range 3 to 166 MHz Serial programmable over 2-wire I2C interface Programmable Spread Spectrum with Center and Down Spread option and Lexmark and Linear modulation profiles VDD core voltage options: 2.5V, 3.0V, and 3.3V for CY2545 1.8V for CY2547 Selectable output clock voltages: 2.5V, 3.0V, and 3.3V for CY2545 1.8V for CY2547 Power down, output enable, or frequency select features Low jitter, high accuracy outputs Ability to synthesize nonstandard frequencies with Fractional-N capability Up to eight clock outputs with Programmable drive strength Glitch-free outputs while frequency switching 24-pin QFN package Commercial and Industrial temperature ranges Multiple high performance PLLs allow synthesis of unrelated frequencies Nonvolatile programming for personalization of PLL frequencies, spread spectrum characteristics, drive strength, crystal load capacitance, and output frequencies Application specific programmable EMI reduction using Spread Spectrum for clocks Programmable PLLs for system frequency margin tests Meets critical timing requirements in complex system designs Suitability for PC, consumer, portable, and networking applications Capable of Zero PPM frequency synthesis error Uninterrupted system operation during clock frequency switch Application compatibility in standard and low power systems Logic Block Diagram CLKIN/RST XIN/ EXCLKIN XOUT 4 of 6 Crossbar Switch Output CLK1 Bank 1 CLK2 OSC PLL1 Dividers and Drive Bank 2 CLK3 CLK4 CLK5 CLK6 Bank 3 PLL2 Strength Control FS MUX and Control Logic CLK7 CLK 8 PLL3 (SS) SCL SDA I2C PLL4 (SS) PD#/OE SSON Cypress Semiconductor Corporation Document #: 001-13196 Rev. ** * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised July 29, 2007 [+] Feedback PRELIMINARY Pinouts Figure 1. Pin Diagram - CY2545 24 LD QFN XIN/ EXCLKIN CY2545 CY2547 XOUT CLKIN/RST CLK8 24 23 22 21 20 19 GND 18 GND 1 VDD GND CLK7 VDD_CLK_B3 CLK1 VDD_CLK_B1 2 17 3 CY2545 16 PD#OE 24LD QFN 4 15 CLK6/SSON VDD_CLK_B2 DNU CLK2 5 14 6 13 CLK5 7 8 9 10 11 12 CLK4 SCL Table 1. Pin Definition - CY2545 24 LD QFN (VDD = 2.5V, 3.0V or 3.3V Supply) Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 GND CLK1 VDD_CLK_B1 PD#/OE DNU CLK2 GND SCL SDA CLK3/FS CLK4 GND CLK5 VDD_CLK_B2 CLK6/SSON VDD_CLK_B3 CLK7 GND GND CLK8 CLKIN/RST Name Power Output Power Input DNU Output Power Input Input/Output Output/Input Output Power Output Power Output/Input Power Output Power Power Output Input/Input IO Power supply ground Programmable output clock, output voltage depends on bank1 voltage 2.5V/3.0V/3.3V power supply for bank1 (CLK1, CLK2) output Power down or output enable Do not use this pin Programmable output clock, output voltage depends on bank1 voltage Power supply ground Serial data clock Serial data input/output Multifunction programmable pin, CLK3 output or frequency select input pin, FS. Output voltage depends on bank2 voltage Programmable output clock, output voltage depends on bank2 voltage Power supply ground Programmable output clock, output voltage depends on bank2 voltage 2.5V/3.0V/3.3V power supply for bank2 (CLK3, CLK4, CLK5) output Multifunction programmable pin, CLK6 output or spread spectrum control input pin, SSON. Output voltage depends on bank3 voltage 2.5V/3.0V/3.3V Power supply for bank1 (CLK6, CLK7, CLK8) output Programmable output clock. output voltage depends on bank3 voltage Power supply ground Power supply ground Programmable output clock. output voltage depends on bank3 voltage Multifunction programmable pin. High true reset input or 2.5V/3.0V/3.3V reference clock input. The signal level of CLKIN input must follow VDD power supply on pin 22. Description Document #: 001-13196 Rev. ** CLK3/FS SDA GND GND Page 2 of 17 [+] Feedback PRELIMINARY CY2545 CY2547 Pin Number 22 23 24 VDD Name Power XOUT XIN/EXCLKIN IO Output Input Crystal output Description 2.5V/3.0V/3.3V Power supply for input and regulator Crystal input or 1.8V external clock input Figure 2. Pin Diagram - CY2547 24 LD QFN VDD_CORE XIN/ EXCLKIN XOUT CLKIN/RST CLK8 20 24 23 22 21 GND CLK1 VDD_CLK_B1 PD#OE 1 GND 19 18 GND CLK7 VDD_CLK_B3 2 17 3 CY2547 24LD QFN 16 4 15 CLK6/SSON VDD_CLK_B2 VDD_CORE CLK2 5 14 6 13 CLK5 7 8 9 10 11 12 CLK4 SCL Table 2. Pin Definition - CY2547 24 LD QFN (VDD_CORE = 1.8V Supply) Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 GND CLK1 VDD_CLK_B1 PD#/OE VDD_CORE CLK2 GND SCL SDA CLK3/FS CLK4 GND CLK5 VDD_CLK_B2 CLK6/SSON VDD_CLK_B3 CLK7 GND Name Power Output Power Input Power Output Power Input Input/Output Output/Input Output Power Output Power Output/Input Power Output Power IO Power supply ground Programmable output clock 1.8V Power supply for bank1 (CLK1, CLK2) output Power down or output enable 1.8V Power supply for core Programmable output clock Power supply ground Serial data clock Serial data input Multifunction programmable pin, CLK3 Output or Frequency select input pin, FS Programmable output clock Power supply ground Programmable output clock 1.8V Power supply for bank2 (CLK3, CLK4, CLK5) output Multifunction programmable pin, CLK6 Output or spread spectrum control input pin, SSON 1.8V Power Supply for bank3 (CLK6, CLK7, CLK8) output Programmable output clock Power supply ground Description Document #: 001-13196 Rev. ** CLK3/FS SDA GND GND Page 3 of 17 [+] Feedback PRELIMINARY Pin Number 19 20 21 22 23 24 GND CLK8 CLKIN/RST VDD_CORE XOUT XIN/EXCLKIN Name Power Output Input/Input Power Output Input IO Power supply ground Programmable Output Clock Description CY2545 CY2547 Multifunction programmable pin. High true reset input or 1.8V External low voltage reference clock input 1.8V Power supply for core Crystal output Crystal input or 1.8V external clock input Document #: 001-13196 Rev. ** Page 4 of 17 [+] Feedback PRELIMINARY General Description Four Configurable PLLs The CY2545 and CY2547 have four I2C programmable PLLs available to generate output frequencies ranging from 3 to 166 MHz. The advantage of having four PLLs is that a single device generates up to four independent frequencies from a single crystal. Two sets of frequencies for each PLL can be programmed. This enables in system frequency switching using multifunction frequency select pin, FS. CY2545 CY2547 Spread Spectrum Control Two of the four PLLs (PLL3 and PLL4) have spread spectrum capability for EMI reduction in the system. The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the PLL. The spread spectrum feature can be turned on or off using a multifunction control pin (CLK7/SSON). It can be programmed to either center spread range from 0.125% to 2.50% or down spread range from -0.25% to -5.0% with Lexmark or Linear profile. I2C Programming The CY2545 and CY2547 have a serial I2C interface that programs the configuration memory array to synthesize output frequencies by programmable output divider, spread characteristics, drive strength, and crystal load capacitance. I2C can also be used for in system control of these programmable features. Frequency Select The device can store two different PLL frequency configurations, output source selection and output divider values for all eight outputs in its nonvolatile memory location. There is a multfunction programmable pin, CLK3/FS which , if programmed as frequency select input, can be used to select between these two arbitrarily programmed settings. Input Reference Clocks The input to the CY2545 and CY2547 is either a crystal or a clock signal. The input frequency range for crystals is 8 MHz to 48 MHz. There is provision for two reference clock inputs, CLKIN and EXCLKIN with frequency range of 8 MHz to 166 MHz. For both devices, when CLKIN signal at pin 21 is used as a reference input, a valid signal at EXCLKIN (as specified in the AC and DC Electrical Specification table), must be present for the devices to operate properly. Glitch Free Frequency Switch When the frequency select pin (FS) is used to switch frequency, the outputs are glitch-free provided frequency is switched using output dividers. This feature enables uninterrupted system operation while clock frequency is switched. Device Reset Function There is a multifunction CLKIN/RST (pin 21) that can be programmed to use for the device reset function. There are two different programmable modes of operation for this device reset function. First one (called POR like reset), when used brings the device in the default register settings loosing all configuration changes made through the I2C interface. The second (called Clean Start), keeps the I2C programmed values while giving all outputs a simultaneous clean start from its low pull down state. Multiple Power Supplies The CY2545 and CY2547 are designed to operate at internal core supply voltage of 1.8V. In the case of the high voltage part (CY2545), an internal regulator is used to generate 1.8V from the 2.5V/3.0V/3.3V VDD supply voltage at pin 22. For the low voltage part (CY2547), this internal regulator is bypassed and 1.8V at VDD_CORE pin 22 is directly used. Output Bank Settings These devices have eight clock outputs grouped in three output driver banks. The Bank 1, Bank 2, and Bank 3 correspond to (CLK1, CLK2), (CLK3, CLK4, CLK5), and (CLK6, CLK7, CLK8), respectively. Separate power supplies are used for each of these banks and they can be any of 2.5V, 3.0V, or 3.3V for CY2545 and 1.8V for CY2547 giving user multiple choice of output clock voltage levels. PD#/OE Mode PD#/OE (Pin 4) is programable to operate as either power down (PD#) or output enable (OE) mode. PD# is a low true input. If activated it shuts off the entire chip, resulting in minimum device power consumption. Setting this signal high brings the device into operational mode with default register settings. When this pin is programmed as Output Enable (OE), clock outputs are enabled or disabled using OE (pin 4). Individual clock outputs can be programmed to be sensitive to this OE pin. Output Source Selection These devices have eight clock outputs (CLK1 - 8). There are six available clock sources for these outputs. These clock sources are: XIN/EXCLKIN, CLKIN, PLL1, PLL2, PLL3, or PLL4. Output clock source selection is done using four out of six crossbar switch. Thus, any one of these six available clock sources can be arbitrarily selected for the clock outputs. This gives user a flexibility to have up to four independent clock outputs. Keep Alive Mode By activating the device in the keep alive mode, power down mode is changed to power saving mode. This disables all PLLs and outputs, but preserves the contents of the volatile registers. Thus, any configuration changes made through the I2C interface are preserved. By deactivating the keep alive mode, I2C memory is not preserved during power down, but power consumption is reduced relative to the keep alive mode. Document #: 001-13196 Rev. ** Page 5 of 17 [+] Feedback PRELIMINARY Output Drive Strength The DC drive strength of the individual clock output can be programmed for different values. Table 3 shows the typical rise and fall times for different drive strength settings. Table 3. Output Drive Strength Output Drive Strength Low Mid Low Mid High High Rise/Fall Time (ns) (Typical Value) 6.8 3.4 2.0 1.0 CY2545 CY2547 Generic Configuration and Custom Frequency There is a generic set of output frequencies available from the factory that can be used for the device evaluation purposes. The device, CY2545/CY2547 can be custom programmed to any desired frequencies and listed features. For customer specific programming and I2C programmable memory bitmap definitions, please contact your local Cypress Field Application Engineer (FAE) or sales representative. Document #: 001-13196 Rev. ** Page 6 of 17 [+] Feedback PRELIMINARY Serial Programming Interface (SPI) Protocol and Timing To enhance the flexibility and function of the clock synthesizer, a two signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting upon power up and therefore, use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. The CY2545 and CY2547 use a 2-wire serial interface SDA and SCL that operates up to 400 kbits/s in read or write mode. The SDA and SCL timing and data transfer sequence is shown in Figure 3 on page 8. The basic write serial format is: Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in MA+2; ACK; etc. until STOP Bit. The basic serial format is illustrated in Figure 4 on page 8. CY2545 CY2547 Write Operations Writing Individual Bytes A valid write operation must have a full 8-bit register address after the device address word from the master, which is followed by an acknowledge bit from the slave (ack = 0/LOW). The next eight bits must contain the data word intended for storage. After the data word is received, the slave responds with another acknowledge bit (ack = 0/LOW), and the master must end the write sequence with a STOP condition. Writing Multiple Bytes To write multiple bytes at a time, the master does not end the write sequence with a STOP condition; instead, the master sends multiple contiguous bytes of data to be stored. After each byte, the slave responds with an acknowledge bit, the same as after the first byte, and accepts data until the STOP condition responds to the acknowledge bit. When receiving multiple bytes, the CY2545 and CY2547 internally increment the register address. Device Address The device serial interface address is 69H. The device address is combined with a read/write bit as the LSB and is sent after each start bit. Read Operations Read operations are initiated the same way as write operations except that the R/W bit of the slave address is set to `1' (HIGH). There are three basic read operations: current address read, random read, and sequential read. Data Valid Data is valid when the clock is HIGH, and is only transitioned when the clock is LOW, as illustrated in Figure 5 on page 9. Current Address Read The CY2545 and CY2547 have an onboard address counter that retains 1 more than the address of the last word access. If the last word written or read was word `n', then a current address read operation returns the value stored in location `n+1'. When the CY2545/CY2547 receive the slave address with the R/W bit set to a `1', the CY2545/CY2547 issue an acknowledge and transmit the 8-bit word. The master device does not acknowledge the transfer, but generates a STOP condition, which causes the CY2545/CY2547 to stop transmission. Data Frame A start and stop sequence indicates every new data frame, as illustrated in Figure 6 on page 9. Start Sequence - The start frame is indicated by SDA going LOW when SCL is HIGH. Every time a start signal is supplied, the next 8-bit data must be the device address (seven bits) and a R/W bit, followed by register address (eight bits) and register data (eight bits). Stop Sequence - The stop frame is indicated by SDA going HIGH when SCL is HIGH. A stop frame frees the bus to go to another part on the same bus or to another random register address. Random Read Through random read operations, the master may access any memory location. To perform this type of read operation, first the word address must be set. This is done by sending the address to the CY2545/CY2547 as part of a write operation. After sending the word address, the master generates a START condition following the acknowledge. This terminates the write operation before any data is stored in the address, but not before the internal address pointer is set. Next, the master reissues the control byte with the R/W byte set to `1'. The CY2545/CY2547 then issue an acknowledge and transmit the 8-bit word. The master device does not acknowledge the transfer, but generates a STOP condition, which causes the CY2545/CY2547 to stop transmission. Acknowledge Pulse During write mode the CY2545/CY2547 responds with an acknowledge pulse after every eight bits. Do this by pulling the SDA line LOW during the N*9th clock cycle as illustrated in Figure 7 on page 9 (N = the number of bytes transmitted). During read mode, the master generates the acknowledge pulse after reading the data packet. Document #: 001-13196 Rev. ** Page 7 of 17 [+] Feedback PRELIMINARY Sequential Read CY2545 CY2547 Sequential read operations follow the same process as random reads except that the master issues an acknowledge instead of a STOP condition after transmitting the first 8-bit data word. This action increments the internal address pointer, and subsequently output of the next 8-bit data word. By continuing to issue acknowledges instead of STOP conditions, the master serially reads the entire contents of the slave device memory. When the internal address pointer points to the FFH register, after the next increment, the pointer points to the 00H register. Figure 3. Data Transfer Sequence on the Serial Bus SCL SDA Address or Acknowledge Valid Data may be changed STOP Condition START Condition Figure 4. Data Frame Architecture SDA Write Multiple Contiguous Registers Start Signal 1 Bit 1 Bit Slave R/W = 0 ACK 7-bit Device Address 1 Bit Slave ACK 1 Bit Slave ACK 8-bit Register Data (XXH+1) 1 Bit Slave ACK 8-bit Register Data (XXH+2) 1 Bit Slave ACK 8-bit Register Data (FFH) 1 Bit Slave ACK 1 Bit Slave ACK 1 Bit Slave ACK 8-bit Register Address (XXH) 8-bit Register Data (XXH) 8-bit Register Data (00H) Stop Signal SDA Read Current Address Read Start Signal 1 Bit 1 Bit Slave R/W = 1 ACK 7-bit Device Address 1 Bit Slave ACK 1 Bit Master ACK 8-bit Register Data Stop Signal SDA Read Multiple Contiguous Registers Start Signal 1 Bit 1 Bit Slave R/W = 0 ACK 7-bit Device Address 1 Bit Slave ACK 1 Bit Master ACK 8-bit Register Data (XXH) 1 Bit Master ACK 8-bit Register Data (XXH+1) 1 Bit Master ACK 8-bit Register Data (FFH) 1 Bit Master ACK 1 Bit Master ACK 1 Bit Master ACK 8-bit Register Address (XXH) 7-bit Device Address +R/W=1 8-bit Register Data (00H) Stop Signal Repeated Start bit Document #: 001-13196 Rev. ** Page 8 of 17 [+] Feedback PRELIMINARY Figure 5. Data Valid and Data Transition Periods Transition to next Bit CY2545 CY2547 Data Valid SDA tDH tSU CLKHIGH VIH SCL VIL CLKLOW Serial Programming Interface Timing Figure 6. .Start and Stop Frame SDA START Transition to next Bit SCL STOP Figure 7. Frame Format (Device Address, R/W, Register Address, Register Data) SDA + START DA6 DA5 DA0 R/W ACK RA7 + RA6 RA1 RA0 ACK D7 D6 + D1 D0 ACK STOP SCL + + + Document #: 001-13196 Rev. ** Page 9 of 17 [+] Feedback PRELIMINARY Serial Programming Interface Timing Specifications Parameter fSCL CLKLOW CLKHIGH tSU tDH Frequency of SCL Start Mode Time from SDA LOW to SCL LOW SCL LOW Period SCL HIGH Period Data Transition to SCL HIGH Data Hold (SCL LOW to data transition) Rise Time of SCL and SDA Fall Time of SCL and SDA Stop Mode Time from SCL HIGH to SDA HIGH Stop Mode to Start Mode Description Min - 0.6 1.3 0.6 100 0 - - 0.6 1.3 Max 400 - - - - - 300 300 - - CY2545 CY2547 Unit kHz s s s ns ns ns ns s s Document #: 001-13196 Rev. ** Page 10 of 17 [+] Feedback PRELIMINARY Absolute Maximum Conditions Parameter VDD VDD_CORE VDD_CLK_BX VIN VIN TS ESDHBM UL-94 MSL Description Supply voltage for CY2545 Core supply voltage for CY2547 Output bank supply voltage for CY2545 Output bank supply voltage for CY2547 Input voltage for CY2545 Input voltage for CY2547 Temperature and storage ESD protection (Human Body Model) Flammability rating Moisture sensitivity level Relative to VSS Relative to VSS Nonfunctional MIL-STD-883, Method 3015 V-0 @1/8 in. 3 Condition Min -0.5 -0.5 -0.5 -0.5 -0.5 -0.5 -65 2000 10 Max 4.5 2.6 4.5 2.6 3.6 2.2 +150 CY2545 CY2547 Unit V V V V V V C Volts ppm Recommended Operating Conditions Parameter VDD VDD VDD VDD_CORE VDD_CLK_BX VDD_CLK_BX VDD_CLK_BX VDD_CLK_BX TAC TAI CLOAD tPU Description VDD operating voltage, 3.3V for CY2545 VDD operating voltage, 3.0V for CY2545 VDD operating voltage, 2.5V for CY2545 VDD_CORE operating at 1.8V for CY2547 Output driver voltage for bank 1, 2 and 3 operating at 3.3V (CY2545) Output driver voltage for bank 1, 2 and 3 operating at 3.0V (CY2545) Output driver voltage for bank 1, 2 and 3 operating at 2.5V (CY2545) Output driver voltage for bank 1, 2 and 3 operating at 1.8V (CY2547) Commercial ambient temperature Industrial ambient temperature Maximum load capacitance Power up time for all VDDS to reach minimum specified voltage (power ramps must be monotonic) Min 3.00 2.70 2.25 Typ 3.3 3.0 2.5 Max 3.60 3.30 2.75 Unit V V V 1.65 3.00 2.70 2.25 1.65 0 -40 - 0.05 1.8 3.3 3.0 2.5 1.95 3.60 3.30 2.75 1.95 +70 +85 15 500 V V V V V C C pF ms 1.8 - -- - Document #: 001-13196 Rev. ** Page 11 of 17 [+] Feedback PRELIMINARY CY2545 CY2547 DC Electrical Specifications Parameter VOL Description Output low voltage Conditions IOL = 2 mA, drive strength = [00] IOL = 3 mA, drive strength = [01] IOL = 7 mA, drive strength = [10] IOL = 12 mA, drive strength = [11] VOH Output high voltage IOH = -2 mA, drive strength = [00] IOH = -3 mA, drive strength = [01] IOH = -7 mA, drive strength = [10] IOH = -12 mA, drive strength = [11] VOLSD VIL1 VIL2 VIL3 VIL4 VIL5 VIH1 VIH2 VIH3 VIH4 VIH5 IILPD IIHPD IILSR IIHSR RDN IDD[1,2] IDDS[1,2] IPD[1,2] CIN Output low voltage, SDA Input low voltage, PD#/OE, RST, FS, and SSON for CY2545 Input low voltage, PD#/OE, RST, FS, and SSON for CY2547 Input low voltage, CLKIN for CY2545 Input low voltage, EXCLKIN for CY2545 Input low voltage, CLKIN, EXCLKIN for CY2547 Input high voltage, PD#/OE, RST, FS, and SSON for CY2545 Input high voltage, PD#/OE, RST, FS, and SSON for CY2547 Input high voltage, CLKIN for CY2545 Input high voltage, EXCLKIN for CY2545 Input high voltage, CLKIN, EXCLKIN for CY2547 Input low current, PD#/OE Input high current, PD#/OE VIN = VSS VIN = VDD IOL = 4 mA - - - - - - 0.8*VDD 0.8* VDD_CORE 0.9*VDD 1.62 0.9* VDD_CORE - - - 14 100 PD# = High, No load PD# = High, No load PD# = Low, No load, with I2C circuit in NOT Keep Alive Mode Power down current Input capacitance PD# = Low, No load, with I2C circuit in Keep Alive Mode SSON, PD#/OE or FS inputs - - - 1 7 mA pF - - - - - - - - - - - - - - - - - - 160 20 22 3 0.4 0.2*VDD 0.2* VDD_CORE 0.1*VDD 0.18 0.1* VDD_CORE - - - - - 10 10 10 36 250 - - - V V V V V V V V V V V A A A A k mA mA A VDD_CLK - 0.4 - - V Min - Typ - Max 0.4 Unit V Input low current, SSON# and FS pins VIN = VSS (Internal pull dn = 160k typ) Input high current, SSON# and FS pins VIN = VDD (Internal pull dn = 160k typ) Pull down resistor of (CLK1-CLK8) when off, SSON# and FS pins Supply current for CY2547 Supply current for CY2545 Standby current Document #: 001-13196 Rev. ** Page 12 of 17 [+] Feedback PRELIMINARY AC Electrical Specifications Parameter FIN (crystal) FIN (clock) FCLK DC DC TRF1 [1] CY2545 CY2547 Description Crystal frequency, XIN Input clock frequency (CLKIN or EXCLKIN) Output clock frequency Conditions Min 8 8 3 45 Typ - - - 50 Max Unit 48 166 166 55 MHz MHz MHz % Output duty cycle, all clocks except Ref Out Duty Cycle is defined in Figure 9 on page 14; t1/t2, 50% of VDD Ref out duty cycle Output rise/fall time Output rise/fall time Output rise/fall time Output rise/fall time Cycle-to-cycle jitter max (Pk-Pk) PLL Lock time Ref In Min 45%, Max 55% Output clocks, measured from 20% to 80% of VDD_CLK CL = 15 pF, Drive [0,0] Output clocks, measured from 20% to 80% of VDD_CLK CL = 15 pF, Drive [0,1] Output clocks, measured from 20% to 80% of VDD_CLK CL = 15 pF, Drive [1,0] Output clocks, measured from 20% to 80% of VDD_CLK CL = 15 pF, Drive [1,1] Configuration dependent. See Table 4 Measured from 90% of the applied power supply level 40 - - - - - - - 6.8 3.4 2.0 1.0 - 1 60 - - - - - 3 % ns ns ns ns ps ms TRF2[1] TRF3[1] TRF4[1] TCCJ1[1,2] T10 Table 4. Configuration Example for C-C Jitter Ref. Freq. (MHz) 14.3181 19.2 27 48 CLK1 Output Freq. (MHz) 8.0 74.25 48 48 C-C Jitter Typ (ps) 134 99 67 93 CLK2 Output Freq. (MHz) 166 166 27 27 C-C Jitter Typ (ps) 103 94 109 123 CLK3 Output Freq. (MHz) 48 8 166 166 C-C Jitter Typ (ps) 92 91 103 137 CLK4 Output Freq. (MHz) 74.25 27 74.25 166 C-C Jitter Typ (ps) 81 110 97 138 8 CLK5 Output Freq. (MHz) 48 C-C Jitter Typ (ps) 75 103 Not Used Not Used Recommended Crystal Specification for SMD Package Parameter Fmin Fmax R1(max) C0(max) CL(max) DL(max) Minimum frequency Maximum frequency Maximum motional resistance (ESR) Maximum shunt capacitance Maximum parallel load capacitance Maximum crystal drive level Description Range 1 Range 2 Range 3 8 14 135 4 18 300 14 28 50 4 14 300 28 48 30 2 12 300 Unit MHz MHz pF pF W Recommended Crystal Specification for Thru-Hole Package Parameter Fmin Fmax R1(max) C0(max) CL(max) Minimum frequency Maximum frequency Maximum motional resistance (ESR) Maximum shunt capacitance Maximum parallel load capacitance Description Range 1 Range 2 Range 3 8 14 90 7 18 14 24 50 7 12 24 32 30 7 12 Unit MHz MHz pF pF Notes 1. Guaranteed by design but not 100% tested. 2. Configuration dependent. Document #: 001-13196 Rev. ** Page 13 of 17 [+] Feedback PRELIMINARY Recommended Crystal Specification for Thru-Hole Package Parameter DL(max) Maximum crystal drive level Description (continued) Range 1 Range 2 Range 3 1000 1000 1000 CY2545 CY2547 Unit W Test and Measurement Setup Figure 8. Test and Measurement Setup V DDs 0.1 F DUT Outputs C LOAD GND Voltage and Timing Definitions Figure 9. Duty Cycle Definition t1 t2 V DD 50% of VDD Clock Output 0V Figure 10. ER = (0.6 x VDD) /t3, EF = (0.6 x VDD) /t4 t3 t4 V DD 80% of V DD 20% of VDD 0V Clock Output Document #: 001-13196 Rev. ** Page 14 of 17 [+] Feedback PRELIMINARY Ordering Information Part Number[3] Pb-free CY2545CXXX CY2545CXXXT CY2547Cxxx CY2547CxxxT CY2545Ixxx CY2545IxxxT CY2547Ixxx CY2547IxxxT 24-pin QFN 24-pin QFN 24-pin QFN 24-pin QFN High Core Voltage, 2.5V, 3.0V or 3.3V Low Core Voltage, 1.8V High Core Voltage, 2.5V, 3.0V or 3.3V Low Core Voltage, 1.8V Type VDD(V) Production Flow CY2545 CY2547 Commercial, 0C to 70C Commercial, 0C to 70C Commercial, 0C to 70C Commercial, 0C to 70C Industrial, -40C to 85C Industrial, -40C to 85C Industrial, -40C to 85C Industrial, -40C to 85C 24-pin QFN Tape & Reel High Core Voltage, 2.5V, 3.0V or 3.3V 24-pin QFN Tape & Reel Low Core Voltage, 1.8V 24-pin QFN Tape & Reel High Core Voltage, 2.5V, 3.0V or 3.3V 24-pin QFN Tape & Reel Low Core Voltage, 1.8V Note 3. xxx indicates Factory Programmable and are factory programmed configurations. For more details, contact your local Cypress FAE or Cypress Sales Representative. Document #: 001-13196 Rev. ** Page 15 of 17 [+] Feedback PRELIMINARY Package Drawing and Dimensions Figure 11. 24-LD QFN 4x4 mm (Subcon Punch Type Pkg with 2.49x2.49 EPAD) LF24A/LY24A SIDE VIEW TOP VIEW 0.05 3.90 4.10 ?0.50 N 1 2 2.45 2.55 3.70 3.80 3.90 4.10 2.49 SOLDERABLE EXPOSED PAD CY2545 CY2547 BOTTOM VIEW C 0.230.05 2.49 0.20 REF. N 1 2 0.45 PIN1 ID 0.20 R. 1.00 MAX. 0.05 MAX. 0.80 MAX. 3.70 3.80 0.30-0.50 0-12 C SEATING PLANE 0.420.18 (4X) 2.45 2.55 0.50 NOTES: 1. HATCH IS SOLDERABLE EXPOSED METAL. 51-85203-*A 2. REFERENCE JEDEC#: MO-220 3. PACKAGE WEIGHT: 0.042g 4. ALL DIMENSIONS ARE IN MM [MIN/MAX] 5. PACKAGE CODE PART # LF24A LY24A DESCRIPTION STANDARD LEAD FREE Document #: 001-13196 Rev. ** Page 16 of 17 [+] Feedback PRELIMINARY Document History Page CY2545 CY2547 Document Title: CY2545/CY2547 Quad PLL Programmable Spread Spectrum Clock Generator with Serial I2C Interface Document Number: 001-13196 REV. ** ECN NO. 870780 Issue Date See ECN Orig. of Change RGL/AESA New Data Sheet Description of Change (c) Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 001-13196 Rev. ** Revised July 29, 2007 Page 17 of 17 Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback |
Price & Availability of CY2545CXXX
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |